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Novel devices such as tunneling field-effect transistors (FETs) and ferroelectric 
FETs have been demonstrated to break the subthreshold swing (SS) limit with sub-60 
mV/decade switching for further low voltage/low power applications. In this paper, SS 
of sub-60 mV/dec was firstly observed in InAlN/GaN high electron mobility transistors 
(HMETs): an average SS of 30 mV/dec over three orders of magnitude in drain-source 
(Ids) and a minimum point-by-point SS of 15 mV/dec were achieved in the InAlN/GaN 
HEMTs with gate length (Lg) of 40 nm. It is found that SS decreases with drain-source 
voltage (Vds) as well as Lg, and falls below 60 mV/dec when Lg < 100 nm. The decrease 
of SS as the device dimension scales down is attributed to the tunneling of high energy 
electrons from channel to the surface. The SS decreasing with the nanoscale gate length 
shows the great potential of the InAlN/GaN HEMTs to be applied in future logic 
switches. 
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Boltzmann distribution dictates that, to affect an order of magnitude increase in 
the drain current, the gate voltage needs to change by at least 60 mV at 300 K.1-3 This 
means that the subthreshold swing (SS) in conventional field effect transistors (FETs) 
cannot fall below 60 mV/dec at room temperature, which will hinder the devices for 
further low voltage/low power applications. Novel devices such as tunneling FETs4,5 
and ferroelectric FETs6,7 have been demonstrated to break this SS limit with sub-60 
mV/decade switching.  
Due to the high electron velocity and large bandgap, gallium nitride high electron 
mobility transistors (HEMTs) have been demonstrated for the high-frequency and high-
power applications in the last two decades.8-10 InAlN/GaN metal-insulator-
semiconductor HEMTs (MIS-HEMTs) with SS below 60 mV/dec has been reported by 
several groups.11-14 There were several similar characteristics reported in these devices: 
1) gate dielectrics are deposited; 2) gate length (Lg) is 1~3 µm; 3) SS of sub-60 mV/dec 
was observed with the forward sweep in gate-source voltage (Vgs, from low to high).  
In this work, we report for the first time that sub-60 mV/dec SS can be achieved 
in GaN HEMTs without gate dielectric deposition. Different from other InAlN/GaN 
MISHEMTs, the SS of sub-60 mV/dec was observed with a reverse sweep in Vgs (from 
high to low). Additionally, it is found that SS decreases with Lg as well as drain-source 
voltage (Vds), and falls below 60 mV/dec when Lg < 100 nm. As the device dimension 
scales down, the high energy electrons tunnel from channel to the surface dominates, 
contributing to the decreasing of SS.  
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Fig. 1(a) shows the fabricated InAlN/GaN HEMT. The lattice-matched In0.17Al0.83-
N/GaN heterostructure was grown by metalorganic chemical vapor deposition 
(MOCVD) on a Si substrate. The epitaxial layer, from the bottom to the top, consists of 
a 2-μm undoped GaN buffer layer, a 4-nm In0.12Ga0.88N back barrier layer, a 15-nm GaN 
channel layer, a 1-nm AlN interlayer, an 8-nm lattice-matched In0.17Al0.83N barrier layer, 
and 2-nm GaN cap layer. The two-dimensional electron gas (2DEG) electron density 
and electron mobility determined using Hall measurement were 2.28 × 1013 cm−2 and 
1205 cm2/(V⸱s), respectively. Device fabrication process started with mesa isolation by 
Cl2-based inductively coupled plasma (ICP) etching. Alloyed ohmic contact of 
Ti/Al/Ni/Au metal stack was then deposited and annealed at 850˚C for 30s in forming 
gas. Subsequently, sample surface was treated with oxygen plasma treatment to form 
an oxide layer on the surface15,16. Finally, gate electrodes with gate width (Wg) of 50 × 
2 μm were defined using electron beam lithography and Ni/Au metal stack deposition. 
The device gate lengths are 40, 70, 100, 150, and 300 nm with source-drain distance 
(Lsd) of 2 µm. The device gate lengths are 1, 2, and 3 µm with Lsd of 6 µm. The DC 
current-voltage (I–V) measurements were carried out by using an Agilent B1500A 
semiconductor parameter analyzer.  
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Fig. 1 (a) Schematic of the fabricated InAlN/GaN HEMT; (b) I-V output characteristics of 40-nm 
InAlN/GaN HEMT with forward/reverse sweep in Vds; (c) Transfer characteristics and gate leakage 
current curves of 40-nm InAlN/GaN HEMT at Vds = 10 V with forward/reverse sweep in Vgs; (d) Point-
by-point subthreshold swing (SS) vs drain current Ids at Vds = 10 V with forward/reverse sweep in Vgs. 
Fig. 1(b) shows the measured I-V characteristics of 40-nm InAlN/GaN HEMT 
with forward/reverse sweep in drain-source voltage (Vds) under the same gate-source 
voltage (Vgs). Here Vgs is swept from -6 V to 1 V and a significant hysteresis of drain-
source current (Ids) is observed. The on-resistance (Ron) extracted at Vgs = 0 V and Vds 
between 0 V to 0.5 V are 2.59/2.51 •mm with forward/reverse sweep in Vds. Fig. 1(c) 
shows the transfer curves in semi-log scale and gate-source leakage current (Igs) of 40-
nm InAlN/GaN HEMT at Vds = 10 V with forward/reverse sweep in Vgs. The on current 
(Ion), off current (Ioff), on/off current (Ion/Ioff) ratio, and Igs (at Vgs = -7V) with 
forward/reverse sweep in Vgs are 1.52/1.52 A/mm, 8.95×10-7/4.17×10-7 A/mm, 
1.69×106/3.64×106, and 1.49 ×10-6/1.16 ×10-6 A/mm, respectively. Ioff decreased and 
Ion/Ioff increased with reverse sweep in Vgs. To determine SS, the sweep step of Vgs is set 
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at 5 mV. The extracted average SS values over three/four orders of magnitude in Ids are 
118/30 mV/dec with forward/reverse sweep in Vgs. The SS in reverse sweep of 30 
mV/dec is far below the thermal limit of 60 mV/dec with a sharp increase of Ids. Fig. 
1(d) presents the point-by-point SS vs Ids extracted from Fig. 1(c). In the subthreshold 
region, the SS with forward sweep in Vgs are all above 60 mV/dec, while SS in reverse 
sweep of Vgs falls below the thermal limit for over 3 decades of Ids, with a minimum of 
15 mV/dec.   
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Fig. 2 Transfer curves in semi-log and gate leakage current at Vds = 10 V of 40-nm InAlN/GaN HEMT 
under different temperature (a) with forward sweep in Vgs and (b) with reverse sweep in Vgs. (c) The SS 
as a function of temperature T with forward/reverse sweep in Vgs. (d) The measured and fitted 
SS/(k/q×ln(10)) as a function of temperature T with forward/reverse sweep in Vgs. 
SS can be expressed as2,3,11  
    
10 10
/ *ln(10)
(log ) (log )
gs gs s
ds s ds
V V
SS mkT q
I I


  
   
  
,       (1) 
where ψs is the channel potential, k is the Boltzmann’s constant, T is the temperature, q 
is the electron charge. m = ∂Vgs/∂ψs = 1+ Cs/Cins is the body factor.11 Cs and Cins are the 
GaN channel capacitance and the insulator capacitance, respectively. Here m is usually 
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exceeding one, thus SS features a lower limit of 60 mV/dec when m is 1. 2,3,11 When m 
< 1, device presents a negative capacitance.2,3 To obtain the value of m, the transfer 
curves of 40-nm InAlN/GaN HEMT under different temperatures at Vds = 10 V were 
measured in Fig. 2(a) and (b). With the increased temperature, the gate leakage current 
is almost unchanged, an indication that the tunnel current dominates the gate leakage 
current. However, the slope of Ids-Vgs at the subthreshold region decreased. Fig. 2(c) 
shows the extracted average SS under different temperature with the forward/reverse 
sweep of Vgs. SS decreased with the increased temperature in both forward/reverse 
sweep of Vgs and started to be higher than 60 mV/dec when T > 333 K with reverse 
sweep of Vgs. Fig. 2(d) shows the measured and fitted SS/(k/q×ln(10)) extracted from 
Fig. 2(c). m values of 4.99/6.98 were obtained with the fitted curves for the 
forward/reverse sweep of Vgs. This means the steep SS characteristic with reverse sweep 
is not due to the negative capacitance effect.  
 
 
Fig. 3 (a) The transfer curves in semi-log at Vds = 10 V; (b) Schematic of the gate depletion region with 
gate voltage Vgs < Vth (threshold voltage); (c) Schematic of the electron injection and release with 
forward/reverse sweep in Vgs when Vgs > Vth. 
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Another possible reason should come from the interface states between the gate 
metal and GaN cap layer. These interface states can cause the electron injection and 
release of 2DEG electrons and the subthreshold characteristics variation with 
forward/reverse sweep. Due to the short gate length and source/drain distance (Lg of 40 
nm and Lsd of 1 µm), the electric field between the source-drain channel, especially 
under the gate region is very high. The 2DEG electrons under the gate region features 
a high velocity under the high electric field. These high velocity electrons obtain high 
energy due to the strong electrical field and possibly tunnel through the InAlN barrier 
into the surface, captured by the electroneutral surface states. On one hand, the captured 
electrons can form a negative electric field to deplete the channel electrons, and then a 
negative electric potential (Ve) is provided by the tunneled electrons; On the other hand, 
the tunneled electrons can decrease the 2DEG electrons in the channel. The number of 
decreased 2DEG electrons in the subthreshold region is significant because it can 
effectively affect the channel current, namely the Ids.  
Fig. 3(a) showed the semi-log transfer curves with forward/reverse sweep in Vgs. 
Here we choose the three parts (a~b, b~c, d~e) to explain the SS variation in the 
subthreshold regions. At a~b region, Vgs is smaller than the threshold voltage Vth. As 
shown in Fig. 3(b), the gate channel region is depleted by the gate voltage. There are 
few 2DEG electrons under the gate region. Therefore, few channel electrons can tunnel 
to the surface. With the increased forward Vgs (at b~c region), the device begins to turn 
on and the 2DEG electrons starts to inject onto the surface, as shown in Fig. 3(c). Here 
SS between b and c can be written as SS = ∂Vgs/∂log10(Ids) = ((Vgsc+Ve) – 
Vgsb)/(log10(Idsc)-log10(Idsb)) = (Vgsc – Vgsb + Ve)/(log10(Idsc) – log10(Idsb)), where Vgsc, Vgsb, 
Idsc, and Idsb are the gate-source voltage and drain-source current at point b and c, 
respectively. Here Vgsc > Vgsb and Ve is negative, therefore (Vgsc – Vgsb + Ve) decreased 
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compared to that without electron injections (namely, Vgsb – Vgsc). The electrons tunnel 
from 2DEG channel to the surface, resulting in the decrease of channel electron and 
channel current. So Idsc decreased compared to that without electron injections, leading 
to the decreasing of (log10(Idsc)-log10(Idsb)). Both (Vgsc – Vgsb + Ve) and (log10(Idsc)-
log10(Idsb)) decrease and therefore it’s hard to judge the decrease or increase of SS. 
Conversely, with the decreased Vgs (reverse, from d to e), the electrons start to release 
from surface to the channel. SS can be written as SS = ∂Vgs/∂log10(Ids) = (Vgse – (Vgsd + 
Ve))/(log10(Idse)-log10(Idsd)) = (Vgse – Vgsd – Ve)/(log10(Idse)-log10(Idsd)), where Vgse, Vgsd, 
Idse, and Idsd are the gate-source voltage and drain-source current at point e and d, 
respectively. Vgse < Vgsd and Ve is negative, therefore (Vgse – Vgsd – Ve) is smaller than 
that without electrons release. The electron release increased the channel electron and 
channel current. log10(Idsd) decreased compared to that without electron injection. The 
decreased (Vgse – Vgsd – Ve) and increased (log10(Idse)-log10(Idsd)), leading to a steep SS 
below 60 mV/dec.   
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Fig. 4 The transfer curves of 40-nm InAlN/GaN HEMT in semi-log at Vds changed from 1 V to 10 V 
with 1 V step (a) with forward sweep in Vgs and (b) with reverse sweep in Vgs. (c) The average SS as a 
function of Vds with forward/reverse sweep in Vgs. (d) The transfer curves in semi-log with different gate 
length (Lg) at Vds = 10 V. (e) The average SS as a function of Lg. When Lg < 100 nm, the SS falls below 
60 mV/dec. (f) The numbers of fabricated devices with SS below 60 mV/dec. 
To confirm this explanation, the transfer curves of the 40-nm InAlN/GaN HEMT 
at different Vds (from 1 V to 10 V, with 1 V step) were measured and shown in Fig. 4(a) 
and (b). It is observed that the Ids-Vds slope became steeper with increased Vgs in both 
sweep directions. Fig. 4(c) shows the extracted average SS as a function of Vds. It is 
shown that SS decreased with increased Vds with forward/reverse sweep in Vgs. In 
forward sweep, SS decreased from 164 mV/dec (at Vds = 1V) to 118 mV/dec (at Vds = 
10 V). In reverse sweep, SS decreased from 161 mV/dec at Vds = 1 V to 30 mV/dec(at 
Vds = 10 V). With the increased Vds, the SS difference between in forward direction and 
in reverse direction became more pronounced. The increased Vds can increase the 2DEG 
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electron energy and increase the electron injection to the surface, which can decrease 
SS. Therefore, with increased Vds, SS is decreased.  
Fig. 4(d) shows the measured transfer curves of devices with different Lgs. When 
Lg decreased from 3 µm to 40 nm, the off current (Ioff) decreased from 3.26 × 10-3 A/mm 
(Lg = 3 µm) to 9.96 × 10-8 A/mm (Lg = 40 nm), and on/off current (Ion/Ioff) ratio 
increased from 2.51 × 102 (Lg = 3 µm) to 1.59 × 107 (Lg = 40 nm). This means the high 
energy electron injection can effectively deplete the channel electrons, decrease Ioff, and 
increase Ion/Ioff ratio, which results in the improved device subthreshold swing. Fig. 4(e) 
shows the extracted average SS with different Lg. SS shows a significantly decrease 
with the decreased Lg and falls below 60 mV/dec when Lg < 100 nm. All these devices 
are fabricated on the same chip and with the same fabrication technology. With the gate 
length scales down, the electric field in the source-drain channel increases. The 2DEG 
electron velocity increases under the increased electric field and the electron energy 
increases, leading to the electrons injection and decreased SS. Fig. 4(f) shows the 
number of devices with SS below 60 mV/dec. The total number of devices is 16. All of 
gate lengths are below 100 nm, confirming the electron injection behavior existing in 
all down-scaled devices. 
In conclusion, an average SS of 30 mV/dec over three orders of magnitude in Ids 
and a minimum point-by-point SS of 15 mV/dec were achieved in the 40-nm 
InAlN/GaN HEMTs. It is found that SS decreases with Vds as well as Lg, and falls below 
60 mV/dec when Lg < 100 nm. The decreasing of SS as the device dimension scales 
down is attributed to the tunneling of high energy electrons from channel to the surface. 
This shows that the great potential of the InAlN/GaN HEMTs to be applied in future 
logic switches. 
  
11 
 
 
References 
 
1 Asif Islam Khan, Korok Chatterjee, Brian Wang, Steven Drapcho, Long You, Claudy 
Serrao, Saidur Rahman Bakaul, Ramamoorthy Ramesh, and Sayeef Salahuddin,  Nat. 
Mater. 14 (2), 182 (2015). 
2 Felicia A McGuire, Yuh-Chen Lin, Katherine Price, G Bruce Rayner, Sourabh 
Khandelwal, Sayeef Salahuddin, and Aaron D Franklin,  Nano Lett. 17 (8), 4801 
(2017). 
3 Sayeef Salahuddin and Supriyo Datta,  Nano Lett. 8 (2), 405 (2008). 
4 Eng-Huat Toh, Grace Huiqi Wang, Ganesh Samudra, and Yee-Chia Yeo,  J. Appl. 
Phys. 103 (10), 104504 (2008). 
5 Woo Young Choi, Byung-Gook Park, Jong Duk Lee, and Tsu-Jae King Liu,  IEEE 
Electron Device Lett. 28 (8), 743 (2007). 
6 Asif I Khan, Chun W Yeung, Chenming Hu, and Sayeef Salahuddin, presented at the 
2011 International Electron Devices Meeting, 2011, pp. 11.3. 1. 
7 Asif Islam Khan, Korok Chatterjee, Juan Pablo Duarte, Zhongyuan Lu, Angada Sachid, 
Sourabh Khandelwal, Ramamoorthy Ramesh, Chenming Hu, and Sayeef Salahuddin,  
IEEE Electron Device Lett. 37 (1), 111 (2015). 
8 Yi-Feng Wu, David Kapolnek, James P Ibbetson, Primit Parikh, Bernd P Keller, and 
Umesh K Mishra,  IEEE Trans. Electron Devices 48 (3), 586 (2001). 
9 N Tipirneni, Alexei Koudymov, V Adivarahan, Jinwei Yang, Grigory Simin, and M 
Asif Khan,  IEEE Electron Device Lett. 27 (9), 716 (2006). 
10 Daisuke Shibata, Ryo Kajitani, Masahiro Ogawa, Kenichiro Tanaka, Satoshi Tamura, 
Tsuguyasu Hatsuda, Masahiro Ishida, and Tetsuzo Ueda, presented at the 2016 IEEE 
International Electron Devices Meeting (IEDM), 2016, pp. 10.1. 1. 
11 HW Then, S Dasgupta, M Radosavljevic, L Chow, B Chu-Kung, G Dewey, S Gardner, 
12 
 
 
X Gao, J Kavalieros, and N Mukherjee, presented at the 2013 IEEE International 
Electron Devices Meeting, 2013, pp. 28.3. 1. 
12 Qi Zhou, Sen Huang, Hongwei Chen, Chunhua Zhou, Zhihong Feng, Shujun Cai, 
and Kevin J Chen, presented at the 2011 International Electron Devices Meeting, 2011, 
pp. 33.4. 1. 
13 Bo Song, Mingda Zhu, Zongyang Hu, Meng Qi, X Yan, Yu Cao, Erhard Kohn, 
Debdeep Jena, and Huili Grace Xing, presented at the 2014 Silicon Nanoelectronics 
Workshop (SNW), 2014, pp. 1. 
14 Zongyang Hu, Raj Jana, Meng Qi, Satyaki Ganguly, Bo Song, Erhard Kohn, Debdeep 
Jena, and Huili Grace Xing, presented at the 72nd Device Research Conference, 2014, 
pp. 27. 
15 Yuanzheng Yue, Zongyang Hu, Jia Guo, Berardi Sensale-Rodriguez, Guowang Li, 
Ronghua Wang, Faiza Faria, Tian Fang, Bo Song, and Xiang Gao,  IEEE Electron 
Device Lett. 33 (7), 988 (2012). 
16 Peng Cui, Andrew Mercante, Guangyang Lin, Jie Zhang, Peng Yao, Dennis W Prather, 
and Yuping Zeng,  Appl. Phys. Express 12 (10), 104001 (2019). 
 
